Research Article
Performance Analysis of Verilog Directed Testbench vs Constrained Random SystemVerilog Testbench
|
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
| Volume 118 - Issue 22 |
| Published: May 2015 |
| Authors: Deepika Ahlawat, Neeraj Kr. Shukla |
10.5120/20874-3612
|
Deepika Ahlawat, Neeraj Kr. Shukla . Performance Analysis of Verilog Directed Testbench vs Constrained Random SystemVerilog Testbench. International Journal of Computer Applications. 118, 22 (May 2015), 1-7. DOI=10.5120/20874-3612
@article{ 10.5120/20874-3612,
author = { Deepika Ahlawat,Neeraj Kr. Shukla },
title = { Performance Analysis of Verilog Directed Testbench vs Constrained Random SystemVerilog Testbench },
journal = { International Journal of Computer Applications },
year = { 2015 },
volume = { 118 },
number = { 22 },
pages = { 1-7 },
doi = { 10.5120/20874-3612 },
publisher = { Foundation of Computer Science (FCS), NY, USA }
}
%0 Journal Article
%D 2015
%A Deepika Ahlawat
%A Neeraj Kr. Shukla
%T Performance Analysis of Verilog Directed Testbench vs Constrained Random SystemVerilog Testbench%T
%J International Journal of Computer Applications
%V 118
%N 22
%P 1-7
%R 10.5120/20874-3612
%I Foundation of Computer Science (FCS), NY, USA
Abstract
SystemVerilog is the emerging language of choice for modern day VLSI design and verification. SystemVerilog (SV) brings a advanced level of abstraction to the system being modeled. The advanced constructs it utilizes its OOP capability make it stand apart from other verification languages. In this paper we will be analyzing the performance of SV testbench over Verilog testbench, using well defined comparison parameters tested against an actual IP design block, along with other features of the SV language.
References
- Sutherland S, Davidmann S, Flake P, "SystemVerilog for Design: A Guide to Using SystemVerilog for Hardware Design and Modeling," Kluwer Academic Publishers, 2003.
- Stuart Sutherland, "Don't Forget the Little Things That Can Make Verification Easier," Verification Horizons, Mentor Graphics
- SystemVerilog 3. 1a, Language Reference Manual
- Welp Tobias, Kitchen Nathan, and Kuehlmann Andreas, "Hardware Acceleration for Constraint Solving for Random Simulation,"IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, Vol. 31, No. 5, May 2012
- SudhishNaveen, BR Raghavendra, YagainHarish, "An Efficient Method for Using Transaction Level Assertions in a Class Based Verification Environment," International Symposium on Electronic System Design,pp. 72-76, 2011
- K. Aditya, M. Sivakumar, FazalNoorbasha, T. PraveenBlessington, "Design and Functional Verification of A SPI Master Slave Core Using System Verilog," International Journal of Soft Computing and Engineering (IJSCE), vol-2, May 2012, Issue-2.
- Srot Simon, " SPI Master Core Specification,"Rev. 0. 6, March 15, 2004
- Questa® SIM User's Manual, Software Version 10. 0d
- ModelSim® Reference Manual, Software Version 6. 5e
Index Terms
Keywords