Research Article
Distributed Arithmetic based Low-Power LMS Adaptive FIR Filter Design
|
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
| Volume 132 - Issue 16 |
| Published: December 2015 |
| Authors: Wasim Maroofi, Lalit Jain |
10.5120/ijca2015907688
|
Wasim Maroofi, Lalit Jain . Distributed Arithmetic based Low-Power LMS Adaptive FIR Filter Design. International Journal of Computer Applications. 132, 16 (December 2015), 10-14. DOI=10.5120/ijca2015907688
@article{ 10.5120/ijca2015907688,
author = { Wasim Maroofi,Lalit Jain },
title = { Distributed Arithmetic based Low-Power LMS Adaptive FIR Filter Design },
journal = { International Journal of Computer Applications },
year = { 2015 },
volume = { 132 },
number = { 16 },
pages = { 10-14 },
doi = { 10.5120/ijca2015907688 },
publisher = { Foundation of Computer Science (FCS), NY, USA }
}
%0 Journal Article
%D 2015
%A Wasim Maroofi
%A Lalit Jain
%T Distributed Arithmetic based Low-Power LMS Adaptive FIR Filter Design%T
%J International Journal of Computer Applications
%V 132
%N 16
%P 10-14
%R 10.5120/ijca2015907688
%I Foundation of Computer Science (FCS), NY, USA
Abstract
Adaptive filtering forms a significant class of DSP algorithms employed in several hand held mobile devices for applications like echo cancellation, signal de-noising, and channel equalization. This paper presents a different pipelined architecture for low-power implementation of Adaptive filter based on distributed arithmetic (DA). The traditional adder-based shift accumulation for Distributed Arithmetic based computation of inner-product is swapped by conditional signed carry-save accumulation. A fast bit clock is employed only for carry-save accumulation which results in reduction of power consumption in the proposed design, while use of a much slower bit clock is used for rest of the operations. It contains the smaller Look-Up Table (LUT), same quantity of multiplexers and almost half the number of adders in comparison to the existing Distributed Arithmetic-based design. By changing the inner block, a reduction in power consumption is aimed at. So the previous DA-based adaptive filter in average for filter lengths N=4 and N=16 have been implemented.
References
- Apolinário Jr, José A., and Sergio L. Netto. "Introduction to Adaptive Filters." In QRD-RLS Adaptive Filtering, pp. 1-27. Springer US, 2009.
- B. Widrow and S. D. Stearns, Adaptive signal processing. Prentice Hall, Englewood Cliffs, NJ, 1985. .
- S. Haykin and B. Widrow, Least-mean-square adaptive filters. Wiley-Interscience, Hoboken, NJ, 2003.
- Park, Sang Yoon, and Pramod Kumar Meher. "Low-power, high-throughput, and low-area adaptive FIR filter based on distributed arithmetic." Circuits and Systems II: Express Briefs, IEEE Transactions on 60, no. 6 (2013): 346-350.
- D. J. Allred, H. Yoo, V. Krishnan, W. Huang, and D. V. Anderson, “LMS adaptive filters using distributed arithmetic for high throughput,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 7, pp. 1327–1337, Jul. 2005.
- P. K. Meher, ‘LUT Optimization for Memory-Based Computation,’ IEEE Trans on Circuits & Systems-II, pp.285-289, April 2010.
- Haykin, Simon S. Adaptive filter theory. Pearson Education India, pp.18, 1996.
- A. Croisier, D. Esteban, M. Levilion, and V. Rizo, “Digital filter for PCM encoded signals US Patent 3, 777, 130,” 1973.
- S. Zohar, “New Hardware Realizations of Nonrecursive Digital Filters,” IEEE Transactions on Computers, vol. C-22, no. 4, pp. 328–338, 1973.
- A. Peled and B. Liu, “A New Hardware Realization of Digital Filters,” IEEE Transactions on ASSP, vol. 22, no. 6, pp. 456–462, 1974.
Index Terms
Keywords