Abstract

Always technical designers choice includes algorithms, flowcharts, programming etc. , and end users requires the given input and application output. Based upon this view, this paper focus on the advancement of the Fast Fourier Transform (FFT), by doing design and observing the performance analysis of the 32 FFT[1] and 64 point FFT, using Radix-2, Radix-8[17] and Split Radix algorithm. The algorithm is developed by Decimation-In-Time (DIT) of the Fast Fourier Transform (FFT), using VHDL as a design entity and synthesis are performed in Xilinx ISE Design Suite 13. 2 version. Using synthesis results performance analysis is done between 32 and 64 point Fast Fourier Transform (FFT)[16] in terms of speed and computational complexity.

References

• Asmita Haveliya, "Design and simulation of 32-point FFT using Radix-2 Algorithm for FPGA Implmentation",2012 second International conference on Advanced Computing and Communication Technologies.
• sneha N. Kherde, Meghana Hasamnis, " Efficient Design and Implementation of FFT", International Journal of Engineering science and Technology(IJEST), ISSN:0975-5462 NCICT Special Issue Feb 2011.
• Ahmed Saeed,M. Elabably, G. abdelfadeel and M. I. Eladawy, "Efficient FPGA implementation of FFT/IFFT Processor", international journal of circuits and signal processing,Issue3,Volume3,2009.
• Alam V. Oppenhem, Ronald W. Schaler with John R. back , Discrete Time Signal Processing, second Edition.
• B. Parhami, Computer Arithmetic, Algorithms and Hardware Designs, 1999.
• James W. Cooley and John W. Tukey, An Algorithm for the Machine Calculation of Complex Fourier Series.
• Saad Bouguezel, M. Omair Ahmad, "Improved Radix-4 and Radix-8 Algorithms", IEEE Department of Electrical and Computer Engineering Concordia University 1455 de Maisenneuve Blvd west Montreal, P. q. ,Canada.
• Ali saidi, "Decimation in Frequency FFT Algorithm", Motorola Applied Research, Paging and Wireless Data Group Boynton Beach.
• Wei-Hsin chang and Truong Q. Nguyen fellow IEEE, "On the Fixed point Accuracy Analysis of FFT Algorithms",IEEE Transactions ON Signal Processing, Vol. 56, No. 10, Oct 2008.
• Jesus Gracia, Juan A. Michell, Gustavo Ruiz, Angel M. Burón, Dept. de Electrónica y Computadores, Facultad de Ciencias, Univ. de Cantabria, Avda, "FPGA realization of a Split Radix FFT processor", Los Castros s/n, 39005 Santander, SPAIN.
• HardwareDescriptionLanguage. URL: http://en. wikipedia. org/wiki/Hardware_description_language.
• Very High Speed Integrated Circuit Hardware Description Language URL: http://electrosofts. com/vhdl/
• Peter J. Ashenden, The Designer's Guide to VHDL, Second Edition.
• N. Weste, M. Bickerstaff, T. Arivoli, P. J. Ryan, J. W. Dalton, D. J. Skellern", and T. M. Percivalt "A 50Mhz 16Point-FFT processor for WLAN applications".
• Rizalafande Che Ismail and Razaidi Hussin "High Performance Complex Number Multiplier Using Booth-Wallace Algorithm" School of Microelectronic Engineering Kolej University Kejuruteraan Utara Malaysia.
• Bergland, G. D. "A Guided Tour of the Fast Fourier Transform. " IEEE Spectrum 6, 41-52, July 1969.
• "Design of a radix-8/4/2 FFT processor for OFDM Systems", Jungmin Park ,Computer Engineering ,Iowa State University.