Abstract

Multi Valued Logic [MVL] is emerging as a promising choice for future computing technology. MVL has seen major advancement in the recent past due to several advantages offered by them over the binary logic, thus making it a thrust area for further research. The instruction set of the processor is its inherent entity. This paper presents design and implementation of an efficient instruction set for a ternary processor using Very-High-Speed Integrated Circuits, VHSIC Hardware Description Language [VHDL]. Twenty one instructions including various addressing modes such as register, direct and immediate mode are designed and implemented for 4-trit ternary processor. The required control signals are appropriately identified in the proposed design and enable the smooth operation of instructions. The designed 4 – trit instruction set signifies encouraging results that will pave the path for further developments in ternary processors.

References

• Elena Dubrova, 'Multi-Valued Logic in VLSI: Challenges and Opportunities' Proceedings of NORCHIP, vol. 99, pp. 340-350. 1999.
• Serran N, Martins J, Dias J, 'A proposal for the implementation of ternary digital circuits', microelectronics Journal 28, 1997, pp. 533-541.
• Gorde, K. , Deshmukh. P. : 'Design and Simulation of Ternary Logic Based Arithmetic Circuits', Proceedings of the 2009 International Conference on Signals, Systems and Automation (ICSSA 2009). Universal-Publishers. com, 2010
• Rizwan, B. : 'Current mode signaling in deep sub-micrometer global interconnects', IEEE transactions on very large scale integration (VLSI) systems, 11(3), 2003, pp. 406-417.
• Stephen, H. : 'High speed digital system design', John Wiley and Sons, Inc. 2000, pp. 74-90.
• Sheng, L. , Yong-Bin, K. , Fabrizio, L. : 'CNTFET- based design of ternary logic gates and arithmetic circuits', IEEE transactions on nanotechnology, 10(2), March 2011.
• Satish Kumar, A. , Sweta Priya, A. , 'Modeling of combinational circuits based on ternary multiplexers using VHDL', International journal of computer science and engineering, 2(5), 2010, 1777-1791.
• Milton R. , Martins, E. , Richardi, S. 'Multiple valued logic Algebra for the synthesis of digital circuits' 39th international symposium on multi-valued logic , ISMVL, 2009, May 2009, pp 262-267
• Raychowdhury, A. , Kaushik, R. : 'A novel multiple valued logic design using ballistic carbon nanotube FETs' , Proceedings of the 34th IEEE international symposium on multiple valued logic (ISMVL '04), pp 14-19.
• Mozammel, K. : 'Quantum ternary parallel adder / subtractor with partially –look-ahead carry' Journal of system architecture, 2007, 53, pp 453-464.
• Mozammel, K. : 'A recursive method for synthesis quantum / reversible quaternary parallel adder/ subtractor with look-ahead carry' Journal of system architecture, 54 (2008) pp. 1113-1121.
• Dhande, A. , Ingole, T. : 'Design and implementation of 2 bit ternary ALU slice' 3rd International conferences sciences of electronics, technologies of information and telecommunication, march 2005, Tunsia pp. 1- 11.
• Ali, H. , Hamdam, M. , Rashid, M. , Hamied, H. , Issa, A. , Kassem, A. : 'A novel neural network ternary arithmetic logic unit', The 23rd international technical conference on circuits / systems, computers and communications (ITC-CSCC 2008), pp. 593-596.
• Kotiyal, S. , Himanshu, T. , Nagarajan, R. : 'Design of A ternary barrel shifter using multiple valued reversible logic', Proceeding of 10th IEEE international conference on nanotechnology joint symposium with nano korea 2010, pp. 1104-1108.
• Rozon, C. : 'On the use of VHDL as a multi-valued logic simulator'. Multiple-Valued Logic, 1996. Proceedings of 26th International Symposium on. IEEE, 1996, pp 110-115.
• Perry, Douglas. VHDL: programming by example. Tata McGraw-Hill Education, 2002.