Research Article
An Efficient Multi-Path Delay Commutator Architecture
|
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
| Volume 98 - Issue 17 |
| Published: July 2014 |
| Authors: G. Narmadha, S. Deivasigamani, K. Balasubadra |
10.5120/17275-7704
|
G. Narmadha, S. Deivasigamani, K. Balasubadra . An Efficient Multi-Path Delay Commutator Architecture. International Journal of Computer Applications. 98, 17 (July 2014), 21-23. DOI=10.5120/17275-7704
@article{ 10.5120/17275-7704,
author = { G. Narmadha,S. Deivasigamani,K. Balasubadra },
title = { An Efficient Multi-Path Delay Commutator Architecture },
journal = { International Journal of Computer Applications },
year = { 2014 },
volume = { 98 },
number = { 17 },
pages = { 21-23 },
doi = { 10.5120/17275-7704 },
publisher = { Foundation of Computer Science (FCS), NY, USA }
}
%0 Journal Article
%D 2014
%A G. Narmadha
%A S. Deivasigamani
%A K. Balasubadra
%T An Efficient Multi-Path Delay Commutator Architecture%T
%J International Journal of Computer Applications
%V 98
%N 17
%P 21-23
%R 10.5120/17275-7704
%I Foundation of Computer Science (FCS), NY, USA
Abstract
The Appearance of radix-22 was a milestone in the design of pipelined FFT hardware architectures. Later, radix-22 was extended to radix-2K. In the feed forward architectures radix-2K can be used for any number of parallel samples which is a power of two. Indeed, it is shown that feed forward structures are more efficient than feedback ones when several samples in parallel must be processed. As a results shown that the proposed designs are efficient both in area and perform ace, being possible to obtain throughputs of the order of GSamples/s as well as very low latencies.
References
- L. Yang, K. Zhang, H. Liu, J. Huang, and S. Huang, "An efficient locally pipelined FFT processor", IEEE Trans. Circuits Syst. II, Exp. Briefs, Vol. 53, no. 7, pp. 585-589, Jul. 2006.
- Y. W. Lin and C. Y. Lee, "Design of an FFT/IFFT processor for MIMO OFDM systems", IEEE Trans. Circuits Syst. I, Reg. papers, Vol. 54, no. 4, pp. 807-815, Apr. 2007.
- M. Ayinala, M. J. Brown, and Keshab K. Parhi, "Pipelined Parallel FFT Architectures via Folding Transformations", IEEE Trans. VLSI systems, Vol. 20, No. 6, June2012.
- Bevan M. Baas, "A low-power High-performance, 1024-point FFT Processor", IEEE journal of solid state circuits, Vol. 34, No. 3, March1999.
- M. Garrido, K. K. Parhi, and J. Grajal, "A pipelined FFT architecture for real-valued signals", IEEE Trans. Circuits Syst. I, Reg. Papers, Vol. 56 No. 12, 2634-2643, Dec. 2009.
- Y. N. Chang, "An efficient VLSI architecture for normal I/O order pipeline FFT design", IEEE Trans. Circuits Syst. II, Briefs, Vol. 555, No. 12, pp. 1234-1238, Dec. 2008.
- M. Garrido, O. Gustafsson, and J. Grajal, "Accurate rotations based on co-efficient scaling", IEEE Trans. Circuits Syst. II, Exp. Briefs, Vol. 58, N0. 10, pp. 662-666, Oct. 2011.
Index Terms
Keywords