|
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
| Volume 1 - Issue 26 |
| Published: February 2010 |
| Authors: D.S.Ravi Kumar, P. Naveen Kumar |
10.5120/484-794
|
| PDF not available |
D.S.Ravi Kumar, P. Naveen Kumar . Hardware-software co-design for various Parallel applications using the Concept of Dynamic Partial Reconfiguration at FPGA Partitions. International Journal of Computer Applications. 1, 26 (February 2010), 26-29. DOI=10.5120/484-794
@article{ 10.5120/484-794,
author = { D.S.Ravi Kumar,P. Naveen Kumar },
title = { Hardware-software co-design for various Parallel applications using the Concept of Dynamic Partial Reconfiguration at FPGA Partitions },
journal = { International Journal of Computer Applications },
year = { 2010 },
volume = { 1 },
number = { 26 },
pages = { 26-29 },
doi = { 10.5120/484-794 },
publisher = { Foundation of Computer Science (FCS), NY, USA }
}
%0 Journal Article
%D 2010
%A D.S.Ravi Kumar
%A P. Naveen Kumar
%T Hardware-software co-design for various Parallel applications using the Concept of Dynamic Partial Reconfiguration at FPGA Partitions%T
%J International Journal of Computer Applications
%V 1
%N 26
%P 26-29
%R 10.5120/484-794
%I Foundation of Computer Science (FCS), NY, USA
In this paper an effective hardware design methodology for the devices like mobile phones, digital cameras, etc is described. In those devices only few applications are running at given time. So it requires only few hardware blocks to be active. This design approach is based on the idea of configuring and programming the hardware of active application whenever required at a single Field Programmable Gate Array (FPGA) chip.